Ahmed, S., and M. Naseem. “Efficient AES-XTS Pipelined Implementation on FPGA”. Sir Syed University Research Journal of Engineering & Technology, vol. 4, no. 1, Dec. 2014, p. 6, doi:10.33317/ssurj.56.