S. Ahmed and M. Naseem, “Efficient AES-XTS Pipelined Implementation on FPGA”, SSURJET, vol. 4, no. 1, p. 6, Dec. 2014.