[1]
Ahmed, S. and Naseem, M. 2014. Efficient AES-XTS Pipelined Implementation on FPGA. Sir Syed University Research Journal of Engineering & Technology. 4, 1 (Dec. 2014), 6. DOI:https://doi.org/10.33317/ssurj.56.